Assignee
ARAYAMA MASASHI
JP3 patents
Top patents by PatentIndex Score
US8286117B2Oct 9, 2012
Macro layout verification apparatus to detect error when connecting macro terminal in LSI design layout
ARAYAMA MASASHI5 citations66
US8539412B2Sep 17, 2013
Macro layout verification appartus
ARAYAMA MASASHI2 citations55
US8689167B2Apr 1, 2014
Layout design apparatus and layout design method
ARAYAMA MASASHI0 citations47