P

Assignee

BERKOVITZ ASHER

IL4 patents

Top patents by PatentIndex Score

US9836567B2Dec 5, 2017

Method of simulating a semiconductor integrated circuit, computer program product, and device for simulating a semiconductor integrated circuit

BERKOVITZ ASHER3 citations65
US9171117B2Oct 27, 2015

Method for ranking paths for power optimization of an integrated circuit design and corresponding computer program product

BERKOVITZ ASHER3 citations57
US9607117B2Mar 28, 2017

Method and apparatus for calculating delay timing values for an integrated circuit design

BERKOVITZ ASHER0 citations50
US9792399B2Oct 17, 2017

Integrated circuit hierarchical design tool apparatus and method of hierarchically designing an integrated circuit

BERKOVITZ ASHER0 citations28