Assignee
CYRIX CORP
US·82 granted patents·3,540 citations·filing 1989–1996
Top patents by PatentIndex Score
82 records- 0197US5233314AIntegrated charge-pump phase-locked loop circuitCYRIX CORP·Filed 1992·Granted Aug 3, 1993·183 cites·21 claims
- 0293US5359232AClock multiplication circuit and methodCYRIX CORP·Filed 1992·Granted Oct 25, 1994·85 cites·17 claims
- 0392US5410671AData compression/decompression processorCYRIX CORP·Filed 1993·Granted Apr 25, 1995·156 cites·16 claims
- 0491US5638016AAdjustable duty cycle clock generatorCYRIX CORP·Filed 1995·Granted Jun 10, 1997·84 cites·15 claims
- 0588US5687202AProgrammable phase shift clock generatorCYRIX CORP·Filed 1995·Granted Nov 11, 1997·74 cites·15 claims
- 0688US5471598AData dependency detection and handling in a microprocessor with write bufferCYRIX CORP·Filed 1993·Granted Nov 28, 1995·139 cites·6 claims
- 0787US5550499ASingle delay line adjustable duty cycle clock generatorCYRIX CORP·Filed 1995·Granted Aug 27, 1996·56 cites·18 claims
- 0885US5734881ADetecting short branches in a prefetch buffer using target location information in a branch target cacheCYRIX CORP·Filed 1995·Granted Mar 31, 1998·133 cites·25 claims
- 0985US5630149APipelined processor with register renaming hardware to accommodate multiple size registersCYRIX CORP·Filed 1995·Granted May 13, 1997·125 cites·16 claims
- 1085US5428622ATesting architecture with independent scan pathsCYRIX CORP·Filed 1993·Granted Jun 27, 1995·70 cites·9 claims
- 1182US5630143AMicroprocessor with externally controllable power managementCYRIX CORP·Filed 1994·Granted May 13, 1997·81 cites·14 claims
- 1281US5042001AMethod and apparatus for performing mathematical functions using polynomial approximation and a rectangular aspect ratio multiplierCYRIX CORP·Filed 1989·Granted Aug 20, 1991·63 cites·19 claims
- 1380US5336939AStable internal clock generation for an integrated circuitCYRIX CORP·Filed 1992·Granted Aug 9, 1994·88 cites·30 claims
- 1479US5706491ABranch processing unit with a return stack including repair using pointers from different pipe stagesCYRIX CORP·Filed 1996·Granted Jan 6, 1998·91 cites·6 claims
- 1579US5644788ABurst transfers using an ascending or descending only burst orderingCYRIX CORP·Filed 1994·Granted Jul 1, 1997·86 cites·6 claims
- 1678US5835967AAdjusting prefetch size based on source of prefetch addressCYRIX CORP·Filed 1996·Granted Nov 10, 1998·89 cites·9 claims
- 1778US5724549ACache coherency without bus master arbitration signalsCYRIX CORP·Filed 1993·Granted Mar 3, 1998·100 cites·40 claims
- 1878US5524234ACoherency for write-back cache in a system designed for write-through cache including write-back latency controlCYRIX CORP·Filed 1994·Granted Jun 4, 1996·60 cites·13 claims
- 1977US5692168APrefetch buffer using flow control bit to identify changes of flow within the code streamCYRIX CORP·Filed 1996·Granted Nov 25, 1997·83 cites·5 claims
- 2077US5584009ASystem and method of retiring store data from a write bufferCYRIX CORP·Filed 1993·Granted Dec 10, 1996·62 cites·16 claims
- 2177US5479616AException handling for prefetched instruction bytes using valid bits to identify instructions that will cause an exceptionCYRIX CORP·Filed 1992·Granted Dec 26, 1995·74 cites·11 claims
- 2277US5046038AMethod and apparatus for performing division using a rectangular aspect ratio multiplierCYRIX CORP·Filed 1989·Granted Sep 3, 1991·68 cites·26 claims
- 2374US5764999AEnhanced system management mode with nestingCYRIX CORP·Filed 1995·Granted Jun 9, 1998·92 cites·18 claims
- 2474US5632037AMicroprocessor having power management circuitry with coprocessor supportCYRIX CORP·Filed 1992·Granted May 20, 1997·64 cites·8 claims
- 2574US5379240AShifter/rotator with preconditioned dataCYRIX CORP·Filed 1993·Granted Jan 3, 1995·67 cites·17 claims
- 2670US5752274AAddress translation unit employing a victim TLBCYRIX CORP·Filed 1994·Granted May 12, 1998·54 cites·14 claims
- 2769US5307303AMethod and apparatus for performing division using a rectangular aspect ratio multiplierCYRIX CORP·Filed 1991·Granted Apr 26, 1994·53 cites·27 claims
- 2868US5805879AIn a pipelined processor, setting a segment access indicator during execution stage using exception handlingCYRIX CORP·Filed 1996·Granted Sep 8, 1998·56 cites·12 claims
- 2968US5740398AProgram order sequencing of data in a microprocessor with write bufferCYRIX CORP·Filed 1993·Granted Apr 14, 1998·49 cites·7 claims
- 3067US5568067AConfigurable XNOR/XOR elementCYRIX CORP·Filed 1995·Granted Oct 22, 1996·23 cites·8 claims
- 3165US5596740AInterleaved memory conflict resolution with accesses of variable bank widths and partial return of non-conflicting banksCYRIX CORP·Filed 1995·Granted Jan 21, 1997·50 cites·4 claims
- 3265US5592107AConfigurable NAND/NOR elementCYRIX CORP·Filed 1995·Granted Jan 7, 1997·21 cites·4 claims
- 3364US5060182AMethod and apparatus for performing the square root function using a rectangular aspect ratio multiplierCYRIX CORP·Filed 1989·Granted Oct 22, 1991·32 cites·92 claims
- 3463US5664149ACoherency for write-back cache in a system designed for write-through cache using an export/invalidate protocolCYRIX CORP·Filed 1993·Granted Sep 2, 1997·30 cites·6 claims
- 3563US5040138ACircuit for simultaneous arithmetic calculation and normalization estimationCYRIX CORP·Filed 1989·Granted Aug 13, 1991·30 cites·45 claims
- 3662US5838897ADebugging a processor using data output during idle bus cyclesCYRIX CORP·Filed 1996·Granted Nov 17, 1998·40 cites·18 claims
- 3761US5732243ABranch processing unit with target cache using low/high banking to support split prefetchingCYRIX CORP·Filed 1996·Granted Mar 24, 1998·40 cites·6 claims
- 3861US5701448ADetecting segment limit violations for branch target when the branch unit does not supply the linear addressCYRIX CORP·Filed 1995·Granted Dec 23, 1997·45 cites·12 claims
- 3961US5611071ASplit replacement cycles for sectored cache lines in a 64-bit microprocessor interfaced to a 32-bit bus architectureCYRIX CORP·Filed 1995·Granted Mar 11, 1997·42 cites·20 claims
- 4060US5777500AMultiple clock source generation with independently adjustable duty cyclesCYRIX CORP·Filed 1996·Granted Jul 7, 1998·37 cites·19 claims
- 4159US5420989ACoprocessor interface supporting I/O or memory mapped communicationsCYRIX CORP·Filed 1991·Granted May 30, 1995·37 cites·8 claims
- 4258US5659495ANumeric processor including a multiply-add circuit for computing a succession of product sums using redundant values without conversion to nonredundant formatCYRIX CORP·Filed 1994·Granted Aug 19, 1997·27 cites·11 claims
- 4356US5524222AMicrosequencer allowing a sequence of conditional jumps without requiring the insertion of NOP or other instructionsCYRIX CORP·Filed 1994·Granted Jun 4, 1996·28 cites·7 claims
- 4455US5732253ABranch processing unit with target cache storing history for predicted taken branches and history cache storing history for predicted not-taken branchesCYRIX CORP·Filed 1996·Granted Mar 24, 1998·31 cites·8 claims
- 4554US5784589ADistributed free register tracking for register renaming using an availability tracking register associated with each stage of an execution pipelineCYRIX CORP·Filed 1996·Granted Jul 21, 1998·29 cites·20 claims
- 4654US5596735ACircuit and method for addressing segment descriptor tablesCYRIX CORP·Filed 1996·Granted Jan 21, 1997·28 cites·26 claims
- 4754US5434545AFully differential voltage controlled oscillatorCYRIX CORP·Filed 1994·Granted Jul 18, 1995·18 cites·8 claims
- 4853US5523961AConverting biased exponents from single/double precision to extended precision without requiring an adderCYRIX CORP·Filed 1994·Granted Jun 4, 1996·16 cites·13 claims
- 4953US5477193ACurrent source loop filter with automatic gain controlCYRIX CORP·Filed 1994·Granted Dec 19, 1995·17 cites·8 claims
- 5053US5020013ABidirectional variable bit shifterCYRIX CORP·Filed 1989·Granted May 28, 1991·20 cites·7 claims
Showing the top 50 of 82 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when CYRIX CORP files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →