Assignee
HOU YUNG-CHIN
TW·6 granted patents·85 citations·filing 2010–2011
Top patents by PatentIndex Score
6 records- 0195US8507957B2Integrated circuit layouts with power rails under bottom metal layerHOU YUNG-CHIN·Filed 2011·Granted Aug 13, 2013·30 cites·18 claims
- 0292US8504972B2Standard cells having flexible layout architecture/boundariesHOU YUNG-CHIN·Filed 2010·Granted Aug 6, 2013·21 cites·19 claims
- 0386US8631366B2Integrated circuit design using DFM-enhanced architectureHOU YUNG-CHIN·Filed 2010·Granted Jan 14, 2014·10 cites·33 claims
- 0485US8217469B2Contact implement structure for high density designHOU YUNG-CHIN·Filed 2010·Granted Jul 10, 2012·17 cites·20 claims
- 0581US8431985B2Layout and process of forming contact plugsHOU YUNG-CHIN·Filed 2010·Granted Apr 30, 2013·6 cites·12 claims
- 0663US8201111B2Table-based DFM for accurate post-layout analysisHOU YUNG-CHIN·Filed 2011·Granted Jun 12, 2012·1 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when HOU YUNG-CHIN files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →