Assignee
LIGHTSPEED SEMICONDUCTOR CORP
US·23 granted patents·804 citations·filing 1996–2003
Top patents by PatentIndex Score
23 records- 0196US6613611B1ASIC routing architecture with variable number of custom masksLIGHTSPEED SEMICONDUCTOR CORP·Filed 2000·Granted Sep 2, 2003·125 cites·16 claims
- 0296US6242767B1Asic routing architectureLIGHTSPEED SEMICONDUCTOR CORP·Filed 1997·Granted Jun 5, 2001·172 cites·35 claims
- 0391US6133582AMethods and apparatuses for binning partially completed integrated circuits based upon test resultsLIGHTSPEED SEMICONDUCTOR CORP·Filed 1998·Granted Oct 17, 2000·116 cites·18 claims
- 0490US6861867B2Method and apparatus for built-in self-test of logic circuits with multiple clock domainsLIGHTSPEED SEMICONDUCTOR CORP·Filed 2002·Granted Mar 1, 2005·45 cites·37 claims
- 0590US6014038AFunction block architecture for gate arrayLIGHTSPEED SEMICONDUCTOR CORP·Filed 1997·Granted Jan 11, 2000·57 cites·42 claims
- 0682US6696856B1Function block architecture with variable drive strengthsLIGHTSPEED SEMICONDUCTOR CORP·Filed 2001·Granted Feb 24, 2004·26 cites·18 claims
- 0779US6611932B2Method and apparatus for controlling and observing data in a logic block-based ASICLIGHTSPEED SEMICONDUCTOR CORP·Filed 2002·Granted Aug 26, 2003·22 cites·22 claims
- 0876US6769109B2Programmable logic array embedded in mask-programmed ASICLIGHTSPEED SEMICONDUCTOR CORP·Filed 2001·Granted Jul 27, 2004·20 cites·5 claims
- 0976US6694491B1Programmable logic array embedded in mask-programmed ASICLIGHTSPEED SEMICONDUCTOR CORP·Filed 2000·Granted Feb 17, 2004·24 cites·27 claims
- 1076US6223313B1Method and apparatus for controlling and observing data in a logic block-based asicLIGHTSPEED SEMICONDUCTOR CORP·Filed 1997·Granted Apr 24, 2001·38 cites·31 claims
- 1175US6399400B1Methods and apparatuses for binning partially completed integrated circuits based upon test resultsLIGHTSPEED SEMICONDUCTOR CORP·Filed 1999·Granted Jun 4, 2002·40 cites·29 claims
- 1274US6954917B2Function block architecture for gate array and method for forming an asicLIGHTSPEED SEMICONDUCTOR CORP·Filed 2003·Granted Oct 11, 2005·15 cites·7 claims
- 1365US6885043B2ASIC routing architectureLIGHTSPEED SEMICONDUCTOR CORP·Filed 2002·Granted Apr 26, 2005·12 cites·33 claims
- 1464US7102237B1ASIC customization with predefined via maskLIGHTSPEED SEMICONDUCTOR CORP·Filed 2003·Granted Sep 5, 2006·9 cites·2 claims
- 1563US7055125B2Depopulated programmable logic arrayLIGHTSPEED SEMICONDUCTOR CORP·Filed 2001·Granted May 30, 2006·9 cites·16 claims
- 1663US6150807AIntegrated circuit architecture having an array of test cells providing full controllability for automatic circuit verificationLIGHTSPEED SEMICONDUCTOR CORP·Filed 1999·Granted Nov 21, 2000·20 cites·3 claims
- 1756US6690194B1Function block architecture for gate arrayLIGHTSPEED SEMICONDUCTOR CORP·Filed 1999·Granted Feb 10, 2004·10 cites·14 claims
- 1853US7043713B2Implementing programmable logic array embedded in mask-programmed ASICLIGHTSPEED SEMICONDUCTOR CORP·Filed 2003·Granted May 9, 2006·5 cites·28 claims
- 1950US6498361B1Design information memory for configurable integrated circuitsLIGHTSPEED SEMICONDUCTOR CORP·Filed 1998·Granted Dec 24, 2002·12 cites·20 claims
- 2048US6770949B1One-mask customizable phase-locked loopLIGHTSPEED SEMICONDUCTOR CORP·Filed 1998·Granted Aug 3, 2004·15 cites·7 claims
- 2146US5872448AIntegrated circuit architecture having an array of test cells providing full controlability for automatic circuit verificationLIGHTSPEED SEMICONDUCTOR CORP·Filed 1996·Granted Feb 16, 1999·10 cites·47 claims
- 2242US6804812B2Depopulated programmable logic arrayLIGHTSPEED SEMICONDUCTOR CORP·Filed 2003·Granted Oct 12, 2004·2 cites·24 claims
- 2331US6680626B2High speed differential receiverLIGHTSPEED SEMICONDUCTOR CORP·Filed 2002·Granted Jan 20, 2004·0 cites·10 claims
Join the waitlist — get patent alerts
Get an alert when LIGHTSPEED SEMICONDUCTOR CORP files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →