Assignee
TOPACIO RODEN
CA8 patents
Top patents by PatentIndex Score
US8227926B2Jul 24, 2012
Routing layer for mitigating stress in a semiconductor die
TOPACIO RODEN28 citations90
US9059159B2Jun 16, 2015
Routing layer for mitigating stress in a semiconductor die
TOPACIO RODEN6 citations82
US8299632B2Oct 30, 2012
Routing layer for mitigating stress in a semiconductor die
TOPACIO RODEN9 citations82
US8313984B2Nov 20, 2012
Die substrate with reinforcement structure
TOPACIO RODEN4 citations59
US10431533B2Oct 1, 2019
Circuit board with constrained solder interconnect pads
TOPACIO RODEN1 citations52
US8633599B2Jan 21, 2014
Semiconductor chip with underfill anchors
TOPACIO RODEN0 citations51
US8642463B2Feb 4, 2014
Routing layer for mitigating stress in a semiconductor die
TOPACIO RODEN0 citations50
US8927344B2Jan 6, 2015
Die substrate with reinforcement structure
TOPACIO RODEN1 citations48