WERNER TOBIAS

Method and system for generating a placement layout of a VLSI circuit design