Assignee
CHAO YUAN JU
US·16 granted patents·2 pending applications·50 citations·filing 2016–2024
Top patents by PatentIndex Score
18 records- 0195US9774337B1High speed SAR ADC using comparator output triggered binary-search timing scheme and bit-dependent DAC settlingCHAO YUAN-JU·Filed 2017·Granted Sep 26, 2017·16 cites·16 claims
- 0293US9979382B1Programmable duty-cycle low jitter differential clock bufferCHAO YUAN JU·Filed 2017·Granted May 22, 2018·11 cites·10 claims
- 0388US9843336B1System and method of minimizing differential non-linearity (DNL) for high resolution current steering DACCHAO YUAN-JU·Filed 2017·Granted Dec 12, 2017·7 cites·10 claims
- 0486US11637561B2Method of data conversion for computing-in-memoryCHAO YUAN JU·Filed 2020·Granted Apr 25, 2023·2 cites·18 claims
- 0581US9813075B1Apparatus and method of self-healing data convertersCHAO YUAN-JU·Filed 2017·Granted Nov 7, 2017·4 cites·17 claims
- 0677US9866236B1Appapatus and method for fast conversion, compact, ultra low power, wide supply range auxiliary digital to analog convertersCHAO YUAN-JU·Filed 2017·Granted Jan 9, 2018·3 cites·16 claims
- 0774US10938399B1Digital corrected two-step SAR ADCCHAO YUAN JU·Filed 2020·Granted Mar 2, 2021·2 cites·20 claims
- 0870US9667263B1Apparatus and method of self-healing data convertersCHAO YUAN-JU·Filed 2016·Granted May 30, 2017·2 cites·17 claims
- 0970US9621180B1Apparatus and method for fast conversion, compact, ultra low power, wide supply range auxiliary digital to analog convertersCHAO YUAN-JU·Filed 2016·Granted Apr 11, 2017·2 cites·14 claims
- 1065US12334949B2Single-end input configurable differential SAR analog-to-digital converterCHAO YUAN JU·Filed 2023·Granted Jun 17, 2025·0 cites·20 claims
- 1163US12413237B2Charge-injection SAR ADC for correcting full scale PVT variationCHAO YUAN JU·Filed 2024·Granted Sep 9, 2025·0 cites·16 claims
- 1263US10128860B1High speed SAR ADC using comparator output triggered binary-search timing scheme and bit-dependent DAC settlingCHAO YUAN JU·Filed 2017·Granted Nov 13, 2018·1 cites·16 claims
- 1361US11652490B1Apparatus and method of enhancing linearity and expanding output amplitude for current-steering digital-to-analog converters (DAC)CHAO YUAN JU·Filed 2021·Granted May 16, 2023·0 cites·20 claims
- 1460US12273121B2Apparatus and method of reference-free SAR analog-to-digital conversionCHAO YUAN JU·Filed 2022·Granted Apr 8, 2025·0 cites·16 claims
- 1556US2025217566A1System and method utilizing machine learning (ml) for analog and mixed-signal circuit layout synthesisCHAO YUAN JU·Filed 2023·Application pending·0 cites
- 1656US2025200263A1Apparatus and method of analog and mixed-signal circuit layout automationCHAO YUAN JU·Filed 2023·Application pending·0 cites
- 1751US10873339B1On-chip pattern generator for high speed digital-to-analog converterCHAO YUAN JU·Filed 2019·Granted Dec 22, 2020·0 cites·19 claims
- 1847US10014874B1System and method of minimizing differential non-linearity (DNL) for high resolution current steering DACCHAO YUAN JU·Filed 2017·Granted Jul 3, 2018·0 cites·11 claims
Join the waitlist — get patent alerts
Get an alert when CHAO YUAN JU files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →