Assignee
CHITLUR NAGABHUSHAN
US·1 granted patent·4 pending applications·2 citations·filing 2006–2024
Top patents by PatentIndex Score
5 records- 0161US10019390B2Using memory cache for a race free interrupt scheme without the use of “read clear” registersCHITLUR NAGABHUSHAN·Filed 2012·Granted Jul 10, 2018·2 cites·21 claims
- 0240US2009327564A1Method and apparatus of implementing control and status registers using coherent system memoryCHITLUR NAGABHUSHAN·Filed 2008·Application pending·0 cites
- 0339US2025310263A1Systems and Methods for Packet Processing in Programmable Logic DevicesCHITLUR NAGABHUSHAN·Filed 2024·Application pending·0 cites
- 0438US2009089475A1Low latency interface between device driver and network interface cardCHITLUR NAGABHUSHAN·Filed 2007·Application pending·0 cites
- 0537US2008052463A1Method and apparatus to implement cache-coherent network interfacesCHITLUR NAGABHUSHAN·Filed 2006·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when CHITLUR NAGABHUSHAN files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →