Assignee
SAIFUN SEMICONDUCTORS LTD
US·121 granted patents·8 pending applications·11,281 citations·filing 1996–2008
Top patents by PatentIndex Score
129 records- 0199US6992932B2Method circuit and system for read error detection in a non-volatile memory arraySAIFUN SEMICONDUCTORS LTD·Filed 2003·Granted Jan 31, 2006·488 cites·8 claims
- 0299US6552387B1Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingSAIFUN SEMICONDUCTORS LTD·Filed 1998·Granted Apr 22, 2003·340 cites·15 claims
- 0399US6011725ATwo bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingSAIFUN SEMICONDUCTORS LTD·Filed 1999·Granted Jan 4, 2000·2.2k cites·16 claims
- 0499US5966603ANROM fabrication method with a periphery portionSAIFUN SEMICONDUCTORS LTD·Filed 1997·Granted Oct 12, 1999·451 cites·11 claims
- 0599US5768192ANon-volatile semiconductor memory cell utilizing asymmetrical charge trappingSAIFUN SEMICONDUCTORS LTD·Filed 1996·Granted Jun 16, 1998·1.8k cites·40 claims
- 0698US6566699B2Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted May 20, 2003·150 cites·8 claims
- 0798US6477084B2NROM cell with improved programming, erasing and cyclingSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Nov 5, 2002·203 cites·4 claims
- 0898US6429063B1NROM cell with generally decoupled primary and secondary injectionSAIFUN SEMICONDUCTORS LTD·Filed 2000·Granted Aug 6, 2002·212 cites·30 claims
- 0998US6292394B1Method for programming of a semiconductor memory cellSAIFUN SEMICONDUCTORS LTD·Filed 2000·Granted Sep 18, 2001·199 cites·31 claims
- 1098US6215148B1NROM cell with improved programming, erasing and cyclingSAIFUN SEMICONDUCTORS LTD·Filed 1998·Granted Apr 10, 2001·280 cites·8 claims
- 1198US6134156AMethod for initiating a retrieval procedure in virtual ground arraysSAIFUN SEMICONDUCTORS LTD·Filed 1999·Granted Oct 17, 2000·223 cites·12 claims
- 1298US6030871AProcess for producing two bit ROM cell utilizing angled implantSAIFUN SEMICONDUCTORS LTD·Filed 1998·Granted Feb 29, 2000·324 cites·10 claims
- 1397US6963505B2Method circuit and system for determining a reference voltageSAIFUN SEMICONDUCTORS LTD·Filed 2003·Granted Nov 8, 2005·150 cites·35 claims
- 1497US6768165B1Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingSAIFUN SEMICONDUCTORS LTD·Filed 1997·Granted Jul 27, 2004·128 cites·36 claims
- 1597US6649972B2Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingSAIFUN SEMICONDUCTORS LTD·Filed 2002·Granted Nov 18, 2003·83 cites·6 claims
- 1697US6643181B2Method for erasing a memory cellSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Nov 4, 2003·147 cites·26 claims
- 1797US6490204B2Programming and erasing methods for a reference cell of an NROM arraySAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Dec 3, 2002·147 cites·16 claims
- 1897US6396741B1Programming of nonvolatile memory cellsSAIFUN SEMICONDUCTORS LTD·Filed 2000·Granted May 28, 2002·177 cites·43 claims
- 1997US6348711B1NROM cell with self-aligned programming and erasure areasSAIFUN SEMICONDUCTORS LTD·Filed 1999·Granted Feb 19, 2002·260 cites·4 claims
- 2097US6201282B1Two bit ROM cell and process for producing sameSAIFUN SEMICONDUCTORS LTD·Filed 1999·Granted Mar 13, 2001·255 cites·7 claims
- 2197US5963465ASymmetric segmented memory array architectureSAIFUN SEMICONDUCTORS LTD·Filed 1997·Granted Oct 5, 1999·141 cites·15 claims
- 2296US7532529B2Apparatus and methods for multi-level sensing in a memory arraySAIFUN SEMICONDUCTORS LTD·Filed 2006·Granted May 12, 2009·49 cites·20 claims
- 2395US7184313B2Method circuit and system for compensating for temperature induced margin loss in non-volatile memory cellsSAIFUN SEMICONDUCTORS LTD·Filed 2005·Granted Feb 27, 2007·45 cites·34 claims
- 2495US7116577B2Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trappingSAIFUN SEMICONDUCTORS LTD·Filed 2004·Granted Oct 3, 2006·51 cites·2 claims
- 2594US7242618B2Method for reading non-volatile memory cellsSAIFUN SEMICONDUCTORS LTD·Filed 2005·Granted Jul 10, 2007·38 cites·30 claims
- 2694US6928001B2Programming and erasing methods for a non-volatile memory cellSAIFUN SEMICONDUCTORS LTD·Filed 2000·Granted Aug 9, 2005·80 cites·14 claims
- 2794US6917544B2Multiple use memory chipSAIFUN SEMICONDUCTORS LTD·Filed 2002·Granted Jul 12, 2005·53 cites·34 claims
- 2894US6677805B2Charge pump stage with body effect minimizationSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Jan 13, 2004·95 cites·24 claims
- 2994US6633496B2Symmetric architecture for memory cells having widely spread metal bit linesSAIFUN SEMICONDUCTORS LTD·Filed 2000·Granted Oct 14, 2003·71 cites·19 claims
- 3094US6535434B2Architecture and scheme for a non-strobed read sequenceSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Mar 18, 2003·97 cites·46 claims
- 3194US6335874B1Symmetric segmented memory array architectureSAIFUN SEMICONDUCTORS LTD·Filed 2000·Granted Jan 1, 2002·68 cites·8 claims
- 3294US6128226AMethod and apparatus for operating with a close to ground signalSAIFUN SEMICONDUCTORS LTD·Filed 1999·Granted Oct 3, 2000·114 cites·9 claims
- 3393US6829172B2Programming of nonvolatile memory cellsSAIFUN SEMICONDUCTORS LTD·Filed 2002·Granted Dec 7, 2004·68 cites·41 claims
- 3493US6627555B2Method and circuit for minimizing the charging effect during manufacture of semiconductor devicesSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Sep 30, 2003·63 cites·9 claims
- 3593US6584017B2Method for programming a reference cellSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Jun 24, 2003·82 cites·24 claims
- 3692US7808818B2Secondary injection for NROMSAIFUN SEMICONDUCTORS LTD·Filed 2006·Granted Oct 5, 2010·22 cites·31 claims
- 3792US7123532B2Operating array cells with matched reference cellsSAIFUN SEMICONDUCTORS LTD·Filed 2005·Granted Oct 17, 2006·21 cites·9 claims
- 3892US6937521B2Programming and erasing methods for a non-volatile memory cellSAIFUN SEMICONDUCTORS LTD·Filed 2002·Granted Aug 30, 2005·63 cites·8 claims
- 3992US6664588B2NROM cell with self-aligned programming and erasure areasSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Dec 16, 2003·51 cites·9 claims
- 4092US6636440B2Method for operation of an EEPROM array, including refresh thereofSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Oct 21, 2003·83 cites·36 claims
- 4192US6285574B1Symmetric segmented memory array architectureSAIFUN SEMICONDUCTORS LTD·Filed 1999·Granted Sep 4, 2001·80 cites·2 claims
- 4291US7352627B2Method, system, and circuit for operating a non-volatile memory arraySAIFUN SEMICONDUCTORS LTD·Filed 2006·Granted Apr 1, 2008·20 cites·18 claims
- 4391US6791396B2Stack element circuitSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Sep 14, 2004·43 cites·18 claims
- 4491US6700818B2Method for operating a memory deviceSAIFUN SEMICONDUCTORS LTD·Filed 2002·Granted Mar 2, 2004·51 cites·9 claims
- 4591US6577514B2Charge pump with constant boosted output voltageSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Jun 10, 2003·75 cites·25 claims
- 4690US7811887B2Forming silicon trench isolation (STI) in semiconductor devices self-aligned to diffusionSAIFUN SEMICONDUCTORS LTD·Filed 2007·Granted Oct 12, 2010·19 cites·7 claims
- 4790US6885585B2NROM NOR arraySAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Apr 26, 2005·52 cites·14 claims
- 4890US6583007B1Reducing secondary injection effectsSAIFUN SEMICONDUCTORS LTD·Filed 2001·Granted Jun 24, 2003·53 cites·18 claims
- 4990US6133095AMethod for creating diffusion areas for sources and drains without an etch stepSAIFUN SEMICONDUCTORS LTD·Filed 1999·Granted Oct 17, 2000·83 cites·7 claims
- 5089US7638835B2Double density NROM with nitride strips (DDNS)SAIFUN SEMICONDUCTORS LTD·Filed 2006·Granted Dec 29, 2009·16 cites·3 claims
Showing the top 50 of 129 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when SAIFUN SEMICONDUCTORS LTD files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →