Assignee
SHU LEELEAN
US·2 granted patents·57 citations·filing 2011–2012
Top patents by PatentIndex Score
2 records- 0193US8693236B2Systems and methods of sectioned bit line memory arrays, including hierarchical and/or other featuresSHU LEELEAN·Filed 2012·Granted Apr 8, 2014·31 cites·159 claims
- 0291US8593860B2Systems and methods of sectioned bit line memory arraysSHU LEELEAN·Filed 2011·Granted Nov 26, 2013·26 cites·58 claims
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →