Inventor
VENERACION SHERYLL H
US6 patents
Patents
6 patentsUS7698352B2Apr 13, 2010
System and method for converting from scaled binary coded decimal into decimal floating point
IBM23 citations92
US7266580B2Sep 4, 2007
Modular binary multiplier for signed and unsigned operands of variable widths
IBM10 citations83
US7853635B2Dec 14, 2010
Modular binary multiplier for signed and unsigned operands of variable widths
IBM6 citations73
US8364734B2Jan 29, 2013
Converting from decimal floating point into scaled binary coded decimal
IBM4 citations62
US7200742B2Apr 3, 2007
System and method for creating precise exceptions
IBM4 citations62
US7490121B2Feb 10, 2009
Modular binary multiplier for signed and unsigned operands of variable widths
IBM0 citations51