KRISHNAKALIN GAHN WATTANADILOK

Method and apparatus for scheduling test vectors in a multiple core integrated circuit