Inventor

ORII YASUMITSU K

JP2 patents

Patents

2 patents

US9941230B2Apr 10, 2018

Electrical connecting structure between a substrate and a semiconductor chip

IBM0 citations48

US9520375B2Dec 13, 2016

Method of forming a solder bump on a substrate

IBM0 citations38