WITT MICHAEL P

Coherence control by data invalidation in selected processor caches without broadcasting to processor caches not having the data