P
PatentIndex
Search
Landscape
Sign in
Inventor
ROBERTS ALLEN W
US
5 patents
⚠️ This page may combine multiple inventors who share the name “ROBERTS ALLEN W”. Patents are grouped by organization below to help distinguish them — per-person disambiguation is on the roadmap.
MIPS COMPUTER SYSTEMS INC
2 patents
US5307477A
Apr 26, 1994
Two-level cache memory system
MIPS COMPUTER SYSTEMS INC
152 citations
97
US5056110A
Oct 8, 1991
Differential bus with specified default value
MIPS COMPUTER SYSTEMS INC
7 citations
65
SILICON GRAPHICS INC
2 patents
US5542062A
Jul 30, 1996
Cache memory system employing virtual address primary instruction and data caches and physical address secondary cache
SILICON GRAPHICS INC
84 citations
94
US5699551A
Dec 16, 1997
Software invalidation in a multiple level, multiple cache system
SILICON GRAPHICS INC
51 citations
93
ELXSI
1 patent
US4481625A
Nov 6, 1984
High speed data bus system
ELXSI
211 citations
93