SHIAU WEI-CHIN

System and method to analyze low yield of wafers caused by abnormal lot events