Inventor · disambiguated record
Phanindra Kumar Mannava
Also filed as: MANNAVA PHANINDRA · MANNAVA PHANINDRA K · MANNAVA PHANINDRA KUMAR
54 granted patents·4 pending applications·319 citations·filing 2001–2022
98Inventor score
Files withADVANCED RISC MACH LTD29INTEL CORP17MANNAVA PHANINDRA KUMAR3MANNAVA PHANINDRA K2AYYAR MANI1
Top patents by PatentIndex Score
58 records- 0193US8046488B2Dynamically modulating link widthINTEL CORP·Filed 2004·Granted Oct 25, 2011·69 cites·34 claims
- 0293US7600080B1Avoiding deadlocks in a multiprocessor systemINTEL CORP·Filed 2006·Granted Oct 6, 2009·45 cites·14 claims
- 0392US7313712B2Link power saving stateINTEL CORP·Filed 2004·Granted Dec 25, 2007·71 cites·21 claims
- 0490US11314675B2Interface circuitry for exchanging information with master, home, and slave nodes using different data transfer protocolsADVANCED RISC MACH LTD·Filed 2019·Granted Apr 26, 2022·6 cites·8 claims
- 0589US10949292B1Memory interface having data signal path and tag signal pathADVANCED RISC MACH LTD·Filed 2019·Granted Mar 16, 2021·6 cites·20 claims
- 0689US7610500B2Link power saving stateINTEL CORP·Filed 2007·Granted Oct 27, 2009·17 cites·9 claims
- 0783US10402349B2Memory controller having data access hint message for specifying the given range of one or more memory addressesADVANCED RISC MACH LTD·Filed 2017·Granted Sep 3, 2019·3 cites·26 claims
- 0883US8490107B2Processing resource allocation within an integrated circuit supporting transaction requests of different priority levelsJALAL JAMSHED·Filed 2011·Granted Jul 16, 2013·9 cites·22 claims
- 0981US10324858B2Access controlADVANCED RISC MACH LTD·Filed 2017·Granted Jun 18, 2019·3 cites·16 claims
- 1081US10042766B1Data processing apparatus with snoop request address alignment and snoop response time alignmentADVANCED RISC MACH LTD·Filed 2017·Granted Aug 7, 2018·3 cites·26 claims
- 1181US7991875B2Link level retry schemeINTEL CORP·Filed 2006·Granted Aug 2, 2011·10 cites·21 claims
- 1279US10970225B1Apparatus and method for handling cache maintenance operationsADVANCED RISC MACH LTD·Filed 2019·Granted Apr 6, 2021·2 cites·21 claims
- 1378US10282297B2Read-with overridable-invalidate transactionADVANCED RISC MACH LTD·Filed 2017·Granted May 7, 2019·2 cites·18 claims
- 1477US8473567B2Generating a packet including multiple operation codesMANNAVA PHANINDRA K·Filed 2010·Granted Jun 25, 2013·6 cites·16 claims
- 1577US7836144B2System and method for a 3-hop cache coherency protocolINTEL CORP·Filed 2006·Granted Nov 16, 2010·10 cites·17 claims
- 1677US7016304B2Link level retry schemeINTEL CORP·Filed 2001·Granted Mar 21, 2006·25 cites·17 claims
- 1776US9900260B2Efficient support for variable width data channels in an interconnect networkADVANCED RISC MACH LTD·Filed 2015·Granted Feb 20, 2018·3 cites·20 claims
- 1871US10613996B2Separating completion and data responses for higher read throughput and lower link utilization in a data processing networkADVANCED RISC MACH LTD·Filed 2018·Granted Apr 7, 2020·1 cites·20 claims
- 1970US10489323B2Data processing system for a home node to authorize a master to bypass the home node to directly send data to a slaveADVANCED RISC MACH LTD·Filed 2016·Granted Nov 26, 2019·1 cites·15 claims
- 2069US10795820B2Read transaction tracker lifetimes in a coherent interconnect systemADVANCED RISC MACH LTD·Filed 2017·Granted Oct 6, 2020·1 cites·18 claims
- 2169US9148485B2Reducing packet size in a communication protocolINTEL CORP·Filed 2012·Granted Sep 29, 2015·2 cites·16 claims
- 2269US8949547B2Coherency controller and method for data hazard handling for copending data access requestsMANNAVA PHANINDRA KUMAR·Filed 2011·Granted Feb 3, 2015·3 cites·8 claims
- 2368US11483260B2Data processing network with flow compaction for streaming data transferADVANCED RISC MACH LTD·Filed 2019·Granted Oct 25, 2022·1 cites·18 claims
- 2466US7953902B2Negotiable exchange of link layer functional parameters in electronic systems having components interconnected by a point-to-point networkINTEL CORP·Filed 2008·Granted May 31, 2011·2 cites·9 claims
- 2565US8898393B2Optimized ring protocols and techniquesINTEL CORP·Filed 2013·Granted Nov 25, 2014·1 cites·18 claims
- 2665US7738484B2Method, system, and apparatus for system level initializationINTEL CORP·Filed 2004·Granted Jun 15, 2010·8 cites·8 claims
- 2764US8468309B2Optimized ring protocols and techniquesCHINTHAMANI MEENAKSHISUNDARAM R·Filed 2010·Granted Jun 18, 2013·2 cites·30 claims
- 2861US10713187B2Memory controller having data access hint message for specifying the given range of one or more memory addressesADVANCED RISC MACH LTD·Filed 2019·Granted Jul 14, 2020·0 cites·19 claims
- 2959US9794349B2Dynamically modulating link widthINTEL CORP·Filed 2014·Granted Oct 17, 2017·0 cites·16 claims
- 3059US8463958B2Dynamic resource allocation for transaction requests issued by initiator devices to recipient devicesMANNAVA PHANINDRA KUMAR·Filed 2011·Granted Jun 11, 2013·1 cites·11 claims
- 3159US7831776B2Dynamic allocation of home coherency engine tracker resources in link based computing systemINTEL CORP·Filed 2006·Granted Nov 9, 2010·2 cites·37 claims
- 3257US9392062B2Optimized ring protocols and techniquesINTEL CORP·Filed 2014·Granted Jul 12, 2016·0 cites·20 claims
- 3357US8606934B2Method, system, and apparatus for system level initialization by conveying capabilities and identifiers of componentsAYYAR MANI·Filed 2009·Granted Dec 10, 2013·1 cites·14 claims
- 3455US12487945B2Data elisionADVANCED RISC MACH LTD·Filed 2022·Granted Dec 2, 2025·0 cites·19 claims
- 3555US7937505B2Method and system for flexible and negotiable exchange of link layer functional parametersINTEL CORP·Filed 2008·Granted May 3, 2011·0 cites·12 claims
- 3654US11055250B2Non-forwardable transfersADVANCED RISC MACH LTD·Filed 2019·Granted Jul 6, 2021·0 cites·19 claims
- 3754US8443337B2Methodology and tools for tabled-based protocol specification and model generationCHOU CHING-TSUN·Filed 2008·Granted May 14, 2013·1 cites·15 claims
- 3853US9372798B2Data processing apparatus having first and second protocol domains, and method for the data processing apparatusFLANDERS WILLIAM HENRY·Filed 2012·Granted Jun 21, 2016·1 cites·20 claims
- 3952US11188377B2Writing zero dataADVANCED RISC MACH LTD·Filed 2019·Granted Nov 30, 2021·0 cites·17 claims
- 4052US7320094B2Retraining derived clock receiversINTEL CORP·Filed 2003·Granted Jan 15, 2008·1 cites·27 claims
- 4150US11269773B2Exclusivity in circuitry having a home node providing coherency controlADVANCED RISC MACH LTD·Filed 2019·Granted Mar 8, 2022·0 cites·11 claims
- 4250US10732854B2Runtime configuration of a data processing systemADVANCED RISC MACH LTD·Filed 2018·Granted Aug 4, 2020·0 cites·19 claims
- 4350US10185663B2Cache bypassADVANCED RISC MACH LTD·Filed 2017·Granted Jan 22, 2019·0 cites·19 claims
- 4449US11256623B2Cache content managementADVANCED RISC MACH LTD·Filed 2017·Granted Feb 22, 2022·0 cites·21 claims
- 4549US10917198B2Transfer protocol in a data processing networkADVANCED RISC MACH LTD·Filed 2018·Granted Feb 9, 2021·0 cites·19 claims
- 4649US10579526B2Responding to snoop requestsADVANCED RISC MACH LTD·Filed 2017·Granted Mar 3, 2020·0 cites·18 claims
- 4747US10783080B2Cache maintenance operations in a data processing systemADVANCED RISC MACH LTD·Filed 2018·Granted Sep 22, 2020·0 cites·20 claims
- 4846US10489315B2Dynamic adaptation of direct memory transfer in a data processing system with mismatched data-bus widthsADVANCED RISC MACH LTD·Filed 2017·Granted Nov 26, 2019·0 cites·20 claims
- 4946US10223002B2Compare-and-swap transactionADVANCED RISC MACH LTD·Filed 2017·Granted Mar 5, 2019·0 cites·17 claims
- 5046US7328368B2Dynamic interconnect width reduction to improve interconnect availabilityINTEL CORP·Filed 2004·Granted Feb 5, 2008·0 cites·22 claims
Showing the top 50 of 58 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →