FORNACIARI GIUSEPPE

Method and circuit for scan testing latch based random access memory