NGUYEN DIXIE H

Compact column redundancy CAM architecture for concurrent read and write operations in multi-segment memory arrays