Inventor
HOANE A JOSEPH
US6 patents
Patents
6 patentsUS10169039B2Jan 1, 2019
Computer processor that implements pre-translation of virtual addresses
OPTIMUM SEMICONDUCTOR TECH INC5 citations82
US9792116B2Oct 17, 2017
Computer processor that implements pre-translation of virtual addresses with target registers
OPTIMUM SEMICONDUCTOR TECH INC2 citations71
US9940129B2Apr 10, 2018
Computer processor with register direct branches and employing an instruction preload structure
OPTIMUM SEMICONDUCTOR TECH INC1 citations61
US10719451B2Jul 21, 2020
Variable translation-lookaside buffer (TLB) indexing
OPTIMUM SEMICONDUCTOR TECH INC1 citations56
US11157407B2Oct 26, 2021
Implementing atomic primitives using cache line locking
OPTIMUM SEMICONDUCTOR TECH INC0 citations50
US10514915B2Dec 24, 2019
Computer processor with address register file
OPTIMUM SEMICONDUCTOR TECH INC0 citations50