Inventor

CAO WANLIN

US2 patents

Patents

2 patents

US8219946B1Jul 10, 2012

Method for clock gating circuits

MANOVIT CHAIYASIT11 citations80

US8423935B1Apr 16, 2013

Method and apparatus for verifying output-based clock gating

MANOVIT CHAIYASIT4 citations58