RANGANNA VIJAYALAKSHMI

Adaptive standard cell architecture and layout techniques for low area digital SoC