P
PatentIndex
Search
Landscape
Sign in
Inventor
KUROSE SHINICHI
JP
2 patents
Patents
2 patents
US7032207B2
Apr 18, 2006
Method of designing semiconductor integrated circuit with accurate capacitance extraction
FUJITSU LTD
12 citations
79
US7171641B2
Jan 30, 2007
Voltage change reflecting delay calculation method, and voltage change reflecting delay calculation system
FUJITSU LTD
8 citations
69