Inventor · disambiguated record
Laun C. Tran
Also filed as: TRAN LAUN C
2 granted patents·9 citations·filing 2013–2015
56Inventor score
Files withTAIWAN SEMICONDUCTOR MFG CO LTD2
Top patents by PatentIndex Score
2 records- 0180US9747159B2MRAM smart bit write algorithm with error correction parity bitsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2015·Granted Aug 29, 2017·3 cites·20 claims
- 0280US9110829B2MRAM smart bit write algorithm with error correction parity bitsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2013·Granted Aug 18, 2015·6 cites·18 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →