Inventor · disambiguated record
Robert J. Reese
Also filed as: REESE ROBERT J · REESE ROBERT JAMES
37 granted patents·7 pending applications·1,002 citations·filing 1993–2013
98Inventor score
Top patents by PatentIndex Score
44 records- 0197US7362697B2Self-healing chip-to-chip interfaceIBM·Filed 2003·Granted Apr 22, 2008·92 cites·7 claims
- 0293US8139430B2Power-on initialization and test for a cascade interconnect memory systemBUCHMANN PETER L·Filed 2008·Granted Mar 20, 2012·46 cites·19 claims
- 0392US8050174B2Self-healing chip-to-chip interfaceIBM·Filed 2010·Granted Nov 1, 2011·11 cites·26 claims
- 0492US7012956B1Circuit for optimizing a delay line used to de-skew received data signals relative to a received clock signalIBM·Filed 2005·Granted Mar 14, 2006·36 cites·20 claims
- 0591US7230449B2Data receiver with a programmable reference voltage to optimize timing jitterIBM·Filed 2005·Granted Jun 12, 2007·24 cites·20 claims
- 0691US7080288B2Method and apparatus for interface failure survivability using error correctionIBM·Filed 2003·Granted Jul 18, 2006·75 cites·20 claims
- 0790US8681839B2Calibration of multiple parallel data communications lines for high skew conditionsBULZACCHELLI JOHN F·Filed 2010·Granted Mar 25, 2014·16 cites·22 claims
- 0890US7813266B2Self-healing chip-to-chip interfaceIBM·Filed 2007·Granted Oct 12, 2010·11 cites·5 claims
- 0989US6735543B2Method and apparatus for testing, characterizing and tuning a chip interfaceIBM·Filed 2001·Granted May 11, 2004·48 cites·44 claims
- 1088US8516338B2Error correcting code protected quasi-static bit communication on a high-speed busBUCHMANN PETER·Filed 2012·Granted Aug 20, 2013·10 cites·25 claims
- 1187US7246332B2Methods, systems and media for functional simulation of noise and distortion on an I/O busIBM·Filed 2005·Granted Jul 17, 2007·20 cites·20 claims
- 1286US7412618B2Combined alignment scrambler function for elastic interfaceIBM·Filed 2005·Granted Aug 12, 2008·13 cites·1 claims
- 1385US7440531B2Dynamic recalibration mechanism for elastic interfaceIBM·Filed 2005·Granted Oct 21, 2008·14 cites·17 claims
- 1485US5611058ASystem and method for transferring information between multiple busesIBM·Filed 1996·Granted Mar 11, 1997·126 cites·23 claims
- 1584US6243776B1Selectable differential or single-ended mode busIBM·Filed 1998·Granted Jun 5, 2001·112 cites·10 claims
- 1682US8767531B2Dynamic fault detection and repair in a data communications mechanismFERRAIOLO FRANK D·Filed 2011·Granted Jul 1, 2014·10 cites·12 claims
- 1781US7895374B2Dynamic segment sparing and repair in a memory systemIBM·Filed 2008·Granted Feb 22, 2011·10 cites·20 claims
- 1878US6762626B1Phase detectorIBM·Filed 2003·Granted Jul 13, 2004·17 cites·25 claims
- 1975US8234540B2Error correcting code protected quasi-static bit communication on a high-speed busBUCHMANN PETER·Filed 2008·Granted Jul 31, 2012·8 cites·18 claims
- 2073US8082474B2Bit shadowing in a memory systemFERRAIOLO FRANK D·Filed 2008·Granted Dec 20, 2011·6 cites·23 claims
- 2172US8018837B2Self-healing chip-to-chip interfaceIBM·Filed 2009·Granted Sep 13, 2011·2 cites·4 claims
- 2272US7461287B2Elastic interface de-skew mechanismIBM·Filed 2005·Granted Dec 2, 2008·6 cites·17 claims
- 2371US5740399AModified L1/L2 cache inclusion for aggressive prefetchIBM·Filed 1995·Granted Apr 14, 1998·63 cites·5 claims
- 2469US5758119ASystem and method for indicating that a processor has prefetched data into a primary cache and not into a secondary cacheIBM·Filed 1995·Granted May 26, 1998·55 cites·10 claims
- 2565US8001412B2Combined alignment scrambler function for elastic interfaceIBM·Filed 2008·Granted Aug 16, 2011·2 cites·8 claims
- 2665US5706464AMethod and system for achieving atomic memory references in a multilevel cache data processing systemIBM·Filed 1996·Granted Jan 6, 1998·48 cites·6 claims
- 2764US7129859B2Method and apparatus for minimizing threshold variation from body charge in silicon-on-insulator circuitryIBM·Filed 2004·Granted Oct 31, 2006·9 cites·20 claims
- 2863US8082475B2Enhanced microprocessor interconnect with bit shadowingFERRAIOLO FRANK D·Filed 2008·Granted Dec 20, 2011·2 cites·20 claims
- 2962US5623632ASystem and method for improving multilevel cache performance in a multiprocessing systemIBM·Filed 1995·Granted Apr 22, 1997·41 cites·16 claims
- 3058US5500950AData processor with speculative data transfer and address-free retryMOTOROLA INC·Filed 1993·Granted Mar 19, 1996·31 cites·13 claims
- 3157US7443940B2Alignment mode selection mechanism for elastic interfaceIBM·Filed 2005·Granted Oct 28, 2008·1 cites·14 claims
- 3251US2013188656A1Communicating Control Information for a Data Communications Link Via a Line Being CalibratedIBM·Filed 2013·Application pending·0 cites
- 3351US2008162998A1Automatic reconfiguration of an i/o bus to correct for an error bitIBM·Filed 2008·Application pending·0 cites
- 3448US2010005335A1Microprocessor interface with dynamic segment sparing and repairIBM·Filed 2008·Application pending·0 cites
- 3547US2009276559A1Arrangements for Operating In-Line Memory Module ConfigurationsIBM·Filed 2008·Application pending·0 cites
- 3645US9473333B2Communications system via data scrambling and associated methodsDREPS DANIEL M·Filed 2008·Granted Oct 18, 2016·0 cites·4 claims
- 3742US2012106539A1Coordinating Communications Interface Activities in Data Communicating Devices Using Redundant LinesFERRAIOLO FRANK D·Filed 2010·Application pending·0 cites
- 3842US2006181320A1Circuit for optimizing the duty cycle of a received clock transmitted over a transmission lineIBM·Filed 2005·Application pending·0 cites
- 3941US6178493B1Multiprocessor stalled store detectionIBM·Filed 1998·Granted Jan 23, 2001·14 cites·17 claims
- 4036US2006176096A1Power supply insensitive delay elementIBM·Filed 2005·Application pending·0 cites
- 4133US5793986AMethod and system for enhanced efficiency of data transfers from memory to multiple processors in a data processing systemIBM·Filed 1995·Granted Aug 11, 1998·5 cites·14 claims
- 4231US5692218ASystem for transferring data between input/output devices having separate address spaces in accordance with initializing information in address packagesIBM·Filed 1996·Granted Nov 25, 1997·2 cites·20 claims
- 4331US5603057ASystem for initiating data transfer between input/output devices having separate address spaces in accordance with initializing information in two address packagesIBM·Filed 1995·Granted Feb 11, 1997·4 cites·20 claims
- 4430US5867694AInformation handling system including apparatus and method for controlling clock signals operating at different frequenciesIBM·Filed 1996·Granted Feb 2, 1999·12 cites·9 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →