Inventor · disambiguated record
Douglas R. Reed
Also filed as: REED DOUGLAS R · REED DOUGLAS RAYE
36 granted patents·1 pending application·184 citations·filing 2013–2022
96Inventor score
Files withVIA ALLIANCE SEMICONDUCTOR CO LTD27CENTAUR TECH INC6SHANGHAI ZHAOXIN SEMICONDUCTOR CO LTD3VIA TECH INC1
Top patents by PatentIndex Score
37 records- 0196US10430706B2Processor with memory array operable as either last level cache slice or neural network unit memoryVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted Oct 1, 2019·26 cites·18 claims
- 0296US9892803B2Cache management request fusingVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Feb 13, 2018·47 cites·20 claims
- 0396US9811468B2Set associative cache memory with heterogeneous replacement policyVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Nov 7, 2017·43 cites·15 claims
- 0493US10664751B2Processor with memory array operable as either cache memory or neural network unit memoryVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted May 26, 2020·11 cites·10 claims
- 0590US10423876B2Processor with memory array operable as either victim cache or neural network unit memoryVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted Sep 24, 2019·10 cites·19 claims
- 0689US11467972B2L1D to L2 evictionCENTAUR TECH INC·Filed 2020·Granted Oct 11, 2022·2 cites·20 claims
- 0787US9972375B2Sanitize-aware DRAM controllerVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted May 15, 2018·8 cites·20 claims
- 0885US11940921B2Bounding box prefetcherCENTAUR TECH INC·Filed 2022·Granted Mar 26, 2024·1 cites·20 claims
- 0982US10725934B2Processor with selective data storage (of accelerator) operable as either victim cache data storage or accelerator memory and having victim cache tags in lower level cache wherein evicted cache line is stored in said data storage when said data storage is in a first mode and said cache line is stored in system memory rather then said data store when said data storage is in a second modeSHANGHAI ZHAOXIN SEMICONDUCTOR CO LTD·Filed 2018·Granted Jul 28, 2020·4 cites·20 claims
- 1080US10127041B2Compiler system for a processor with an expandable instruction set architecture for dynamically configuring execution resourcesVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted Nov 13, 2018·2 cites·20 claims
- 1180US9652398B2Cache replacement policy that considers memory access typeVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted May 16, 2017·5 cites·18 claims
- 1278US9817764B2Multiple data prefetchers that defer to one another based on prefetch effectiveness by memory access typeVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Nov 14, 2017·4 cites·21 claims
- 1377US9798668B2Multi-mode set associative cache memory dynamically configurable to selectively select one or a plurality of its sets depending upon the modeVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Oct 24, 2017·4 cites·20 claims
- 1476US11029949B2Neural network unitSHANGHAI ZHAOXIN SEMICONDUCTOR CO LTD·Filed 2018·Granted Jun 8, 2021·3 cites·22 claims
- 1572US10146543B2Conversion system for a processor with an expandable instruction set architecture for dynamically configuring execution resourcesVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted Dec 4, 2018·1 cites·12 claims
- 1671US9911508B2Cache memory diagnostic writebackVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Mar 6, 2018·2 cites·21 claims
- 1770US10387318B2Prefetching with level of aggressiveness based on effectiveness by memory access typeVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Aug 20, 2019·2 cites·25 claims
- 1870US9910785B2Cache memory budgeted by ways based on memory access typeVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Mar 6, 2018·2 cites·17 claims
- 1970US9652400B2Fully associative cache memory budgeted by memory access typeVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted May 16, 2017·2 cites·21 claims
- 2068US10719434B2Multi-mode set associative cache memory dynamically configurable to selectively allocate into all or a subset of its ways depending on the modeVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Jul 21, 2020·2 cites·7 claims
- 2168US10073787B2Dynamic powering of cache memory by ways within multiple set groups based on utilization trendsVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted Sep 11, 2018·1 cites·18 claims
- 2264US9898411B2Cache memory budgeted by chunks based on memory access typeVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Feb 20, 2018·1 cites·16 claims
- 2361US9575816B2Deadlock/livelock resolution using service processorVIA TECH INC·Filed 2013·Granted Feb 21, 2017·1 cites·18 claims
- 2460US12099444B2Cat aware loads and software prefetchesCENTAUR TECH INC·Filed 2022·Granted Sep 24, 2024·0 cites·20 claims
- 2557US10642617B2Processor with an expandable instruction set architecture for dynamically configuring execution resourcesVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted May 5, 2020·0 cites·36 claims
- 2656US11934310B2Zero bits in L3 tagsCENTAUR TECH INC·Filed 2022·Granted Mar 19, 2024·0 cites·20 claims
- 2756US10268586B2Processor with programmable prefetcher operable to generate at least one prefetch address based on load requestsVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted Apr 23, 2019·0 cites·25 claims
- 2855US10268587B2Processor with programmable prefetcher operable to generate at least one prefetch address based on load requestsVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted Apr 23, 2019·0 cites·16 claims
- 2954US12013784B2Prefetch state cache (PSC)CENTAUR TECH INC·Filed 2022·Granted Jun 18, 2024·0 cites·20 claims
- 3054US10698827B2Dynamic cache replacement way selection based on address tag bitsVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Jun 30, 2020·0 cites·13 claims
- 3154US10067871B2Logic analyzer for detecting hangsVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Sep 4, 2018·0 cites·18 claims
- 3253US12380033B2Refreshing cache regions using a memory controller and multiple tablesCENTAUR TECH INC·Filed 2022·Granted Aug 5, 2025·0 cites·12 claims
- 3353US9946651B2Pattern detector for detecting hangsVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Apr 17, 2018·0 cites·19 claims
- 3453US9753799B2Conditional pattern detector for detecting hangsVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Sep 5, 2017·0 cites·20 claims
- 3548US10324842B2Distributed hang recovery logicVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Jun 18, 2019·0 cites·30 claims
- 3642US11061853B2Processor with memory controller including dynamically programmable functional unitVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2017·Granted Jul 13, 2021·0 cites·16 claims
- 3736US2020301840A1Prefetch apparatus and method using confidence metric for processor cacheSHANGHAI ZHAOXIN SEMICONDUCTOR CO LTD·Filed 2019·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →