Inventor

CADIGAN JR MICHAEL JOSEPH

US2 patents

Patents

2 patents

US12585593B2Mar 24, 2026

Processor cross-core cache line contention management

IBM0 citations59

US11817697B2Nov 14, 2023

Method to limit the time a semiconductor device operates above a maximum operating voltage

IBM0 citations57