Inventor · disambiguated record
Anwar Ghuloum
Also filed as: GHULOUM ANWAR · GHULOUM ANWAR M
13 granted patents·7 pending applications·207 citations·filing 2003–2011
92Inventor score
Top patents by PatentIndex Score
20 records- 0189US8346760B2Method and apparatus to improve execution of a stored programINTEL CORP·Filed 2009·Granted Jan 1, 2013·29 cites·15 claims
- 0287US7162584B2Mechanism to include hints within compressed dataINTEL CORP·Filed 2003·Granted Jan 9, 2007·48 cites·40 claims
- 0383US7580914B2Method and apparatus to improve execution of a stored programINTEL CORP·Filed 2003·Granted Aug 25, 2009·33 cites·28 claims
- 0480US7257693B2Multi-processor computing system that employs compressed cache lines' worth of information and processor capable of use in said systemINTEL CORP·Filed 2004·Granted Aug 14, 2007·28 cites·20 claims
- 0572US7243191B2Compressing data in a cache memoryINTEL CORP·Filed 2004·Granted Jul 10, 2007·18 cites·5 claims
- 0670US7512750B2Processor and memory controller capable of use in computing system that employs compressed cache lines' worth of informationINTEL CORP·Filed 2003·Granted Mar 31, 2009·15 cites·33 claims
- 0770US7162583B2Mechanism to store reordered data with compressionINTEL CORP·Filed 2003·Granted Jan 9, 2007·17 cites·38 claims
- 0868US7984244B2Method and apparatus for supporting scalable coherence on many-core products through restricted exposureINTEL CORP·Filed 2007·Granted Jul 19, 2011·3 cites·19 claims
- 0963US7143238B2Mechanism to compress data in a cacheINTEL CORP·Filed 2003·Granted Nov 28, 2006·9 cites·37 claims
- 1061US8225326B2Future scheduling by direct representation of possible dependenciesPETERSEN LEAF·Filed 2008·Granted Jul 17, 2012·4 cites·25 claims
- 1153US8316360B2Methods and apparatus to optimize the parallel execution of software processesSO BYOUNGRO·Filed 2006·Granted Nov 20, 2012·2 cites·15 claims
- 1251US8627301B2Concurrent management of adaptive programsHAMMER MATTHEW·Filed 2007·Granted Jan 7, 2014·1 cites·11 claims
- 1349US8312225B2Method and apparatus for supporting scalable coherence on many-core products through restricted exposureFRYMAN JOSHUA B·Filed 2011·Granted Nov 13, 2012·0 cites·18 claims
- 1444US2005120337A1Memory trace bufferFiled 2003·Application pending·0 cites
- 1544US2005071566A1Mechanism to increase data compression in a cacheFiled 2003·Application pending·0 cites
- 1643US2007150660A1Inserting prefetch instructions based on hardware monitoringMARATHE JAYDEEP P·Filed 2005·Application pending·0 cites
- 1743US2008126467A1Technique for transposing nonsymmetric sparse matricesGHULOUM ANWAR·Filed 2006·Application pending·0 cites
- 1841US2007136289A1Lock elision with transactional memoryINTEL CORP·Filed 2005·Application pending·0 cites
- 1934US2005146449A1Mechanism to improve performance monitoring overheadFiled 2003·Application pending·0 cites
- 2034US2005071151A1Compression-decompression mechanismFiled 2003·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →