Inventor

DESHPANDE HEMANT V

US2 patents

Patents

2 patents

US7422950B2Sep 9, 2008

Strained silicon MOS device with box layer between the source and drain regions

INTEL CORP10 citations81

US10084087B2Sep 25, 2018

Enhanced dislocation stress transistor

INTEL CORP0 citations50