WEBER EUGENE F

Sequential/combinational logic transistor segregation for standby power and performance optimization