NASH EVA-MARIA

Method for searching for potential faults in a layout of an integrated circuit