MUKOHYAMA SHUICHI

Method and apparatus for switching address generation modes in CPU having plural address generation modes