GAO RUN-CI

Circuit arrangement for modeling transistor layout characteristics