WARD III WESLEY J

Triggering workaround capabilities based on events active in a processor pipeline