Inventor

KUDELKA STEPHAN P

US2 patents

Patents

2 patents

US6284666B1Sep 4, 2001

Method of reducing RIE lag for deep trench silicon etching

IBM87 citations95

US6518616B2Feb 11, 2003

Vertical gate top engineering for improved GC and CB process windows

IBM22 citations88