Inventor

SALCEDO-SUNER JORGE

US2 patents

Patents

2 patents

US7167350B2Jan 23, 2007

Design implementation to suppress latchup in voltage tolerant circuits

TEXAS INSTRUMENTS INC8 citations67

US6636067B1Oct 21, 2003

Method of testing for micro latch-up

TEXAS INSTRUMENTS INC7 citations65