P
PatentIndex
Search
Landscape
Sign in
Inventor
OKUNO YUSHI
JP
1 patents
Patents
1 patent
US7844934B2
Nov 30, 2010
Method for designing a semiconductor integrated circuit layout capable of reducing the processing time for optical proximity effect correction
RENESAS ELECTRONICS CORP
7 citations
70