NIEMIC ANDREW STEELE

Test architecture having multiple FPGA based hardware accelerator blocks for testing multiple DUTs independently