Inventor
SHAH PRASANNA C
US5 patents
Patents
5 patentsUS7191255B2Mar 13, 2007
Transaction layer link down handling for PCI express
INTEL CORP40 citations91
US6232820B1May 15, 2001
Method and apparatus for dynamic clock gating
INTEL CORP33 citations85
US6958658B2Oct 25, 2005
Circuit and method for generating a clock signal
INTEL CORP15 citations82
US6911872B2Jun 28, 2005
Circuit and method for generating a clock signal
INTEL CORP9 citations72
US6960950B2Nov 1, 2005
Circuit and method for generating a clock signal
INTEL CORP4 citations57