VAIDYA ANIRUDDHA S

Compressing execution cycles for divergent execution in a single instruction multiple data (SIMD) processor