TAKECHI AKIHISA

Integrated circuit layout method and program thereof permitting wire delay adjustment