Inventor

VEROCK JOSEPH ROLAND

US2 patents

Patents

2 patents

US6571374B1May 27, 2003

Invention to allow multiple layouts for a schematic in hierarchical logical-to-physical checking on chips

IBM11 citations68

US6567958B1May 20, 2003

Invention to allow hierarchical logical-to-physical checking on chips

IBM4 citations57