MOLINA RUBEN SALVADOR

Method and apparatus of core timing prediction of core logic in the chip-level implementation process through an over-core window on a chip-level routing layer