SIEW HONG MING

Periphery clock signal distribution circuitry for structured ASIC devices