RAVISANKAR ASHWIN

Phase syncronizing PLL output across reference and VCO clock domains