PERRIE III JOSEPH A

Accelerated simulation and verification of a system under test (SUT) using cache and replacement management tables