Inventor · disambiguated record
Robert F. Cmelik
Also filed as: CMELIK ROBERT · CMELIK ROBERT F
16 granted patents·1,063 citations·filing 1992–2011
95Inventor score
Technology areasG06F
Top patents by PatentIndex Score
16 records- 0196US6199152B1Translated memory protection apparatus for an advanced microprocessorTRANSMETA CORP·Filed 1996·Granted Mar 6, 2001·257 cites·7 claims
- 0296US5832205AMemory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressedTRANSMETA CORP·Filed 1996·Granted Nov 3, 1998·332 cites·21 claims
- 0395US7840788B1Checking for exception by floating point instruction reordered across branch by comparing current status in FP status register against last status copied in shadow registerROZAS GUILLERMO J·Filed 2008·Granted Nov 23, 2010·47 cites·32 claims
- 0493US6031992ACombining hardware and software to provide an improved microprocessorTRANSMETA CORP·Filed 1996·Granted Feb 29, 2000·270 cites·28 claims
- 0582US6826682B1Floating point exception handling in pipelined processor using special instruction to detect generated exception and execute instructions singly from known correct stateTRANSMETA CORP·Filed 2000·Granted Nov 30, 2004·27 cites·15 claims
- 0671US8055877B1Translated memory protection apparatus for an advanced microprocessorKELLY EDMUND J·Filed 2005·Granted Nov 8, 2011·3 cites·20 claims
- 0771US7840776B1Translated memory protection apparatus for an advanced microprocessorKELLY EDMUND J·Filed 2000·Granted Nov 23, 2010·11 cites·26 claims
- 0870US6415379B1Method and apparatus for maintaining context while executing translated instructionsTRANSMETA CORP·Filed 1999·Granted Jul 2, 2002·57 cites·12 claims
- 0968US8495337B2Translated memory protectionKELLY EDMUND J·Filed 2010·Granted Jul 23, 2013·1 cites·20 claims
- 1065US7337307B1Exception handling with inserted status check command accommodating floating point instruction forward move across branchTRANSMETA CORP·Filed 2004·Granted Feb 26, 2008·8 cites·18 claims
- 1164US6820216B2Method and apparatus for accelerating fault handlingTRANSMETA CORP·Filed 2001·Granted Nov 16, 2004·10 cites·10 claims
- 1254US8719544B2Translated memory protection apparatus for an advanced microprocessorKELLY EDMUND J·Filed 2011·Granted May 6, 2014·0 cites·17 claims
- 1354US7716452B1Translated memory protection apparatus for an advanced microprocessorKELLY EDMUND J·Filed 2003·Granted May 11, 2010·2 cites·17 claims
- 1448US5210839AMethod and apparatus for providing a memory address from a computer instruction using a mask registerSUN MICROSYSTEMS INC·Filed 1992·Granted May 11, 1993·20 cites·13 claims
- 1538US5430864AExtending computer architecture from 32-bits to 64-bits by using the most significant bit of the stack pointer register to indicate word sizeSUN MICROSYSTEMS INC·Filed 1994·Granted Jul 4, 1995·10 cites·16 claims
- 1635US5771368AMemory addressing scheme for increasing the number of memory locations available in a computer for storing higher precision numbersSUN MICROSYSTEMS INC·Filed 1995·Granted Jun 23, 1998·8 cites·17 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →