HUARD JEFFREY

Control circuit for phase-locked loop (PLL) with reduced cycle slip during acquisition of phase lock