DEVANATHAN VARADARAJAN R

DFT techniques to reduce test time and power for SoCs